BasicsΒΆ

Verilog, Verilog-A and Verilog-AMS are a case sensitive languages.

Spaces, tabs, and newlines are considered white space and are ignored except when found in strings.